Multicycle RISC-V CPU

Final project for Digital VLSI at Cooper Union

Advised by Prof. Koo

How to run

In makefile, specify the VCS variable to be the path to your simulation tool. (eg. vcs, iverilog)

Then you can run make tb_top to build the whole CPU. It'll run whatever compiled program is stored in riscvtest.txt