Skip to content
/ HDLBits Public

My solutions to the HDLBits Verilog problem set, covering combinational logic, sequential circuits, FSMs, and other core digital design topics. Each module is self-contained, matches the problem specification, and is named after its corresponding HDLBits exercise.

Notifications You must be signed in to change notification settings

esb8/HDLBits

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
 
 
 
 
 
 

Repository files navigation

HDLBits Solutions

Overview

This repository contains my solutions to HDLBits, an online platform for learning digital design and Verilog through a series of hands-on problems.

HDLBits is a useful tool for building a strong understanding of digital design principles. And to practice writing clean and correct Verilog code

General Learning Criteria

  • Basic gates and combinational logic
  • Multiplexers and decoders
  • Sequential circuits and finite state machines
  • Timing, latches, and flip-flops
  • Structural and behavioral Verilog

Sections

The problems cover a wide range of fundamental topics in digital logic and are seperated in sections including:

Verilog Language (28 Problems)

  • Declearing wires/nets, inputs/ouputs, gates.
  • Vectors, part selection, replication.
  • Bitwise, logical and conditional operators.

Circuits (35 Problems)

Notes

  • Each module is written to be self-contained and match the problem specification
  • File naming typically follows the problem name on HDLBits

About

My solutions to the HDLBits Verilog problem set, covering combinational logic, sequential circuits, FSMs, and other core digital design topics. Each module is self-contained, matches the problem specification, and is named after its corresponding HDLBits exercise.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published